

Amendment Transmittal

• **TQWNSEND and TOWNSEND and CREW LLP**
 Two Embarcadero Center, 8th Floor
 San Francisco, California 94111-3834
 (650) 326-2400

In re application of: Howard Sachs

Application No.: 09/057,861

Filed: April 9, 1998

Group Art Unit: 2758

For: INSTRUCTION CACHE ASSOCIATIVE CROSSBAR
 SWITCH

THE ASSISTANT COMMISSIONER FOR PATENTS
 Washington, D.C. 20231

Sir:

Transmitted herewith is a Supplemental Amendment and Request for Interference in the above-identified application.

[] Enclosed is a petition to extend time to respond.
 [] Terminal Disclaimer
 [] A verified statement to establish small entity status under 37 CFR 1.9 and 1.27 is enclosed.
 [X] Postcard

If any extension of time is needed, then this response should be considered a petition therefor.

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	(Col. 3)	
	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NO. PREVIOUSLY PAID FOR	PRESENT EXTRA
TOTAL	* 16	MINUS	** 122	= 0
INDEP.	* 8	MINUS	*** 14	= 0
[] FIRST PRESENTATION OF MULTIPLE DEP. CLAIM				

Attorney Docket No. 12172-004530

Express Mail Label No. EL380684358US

Date: 7-05-00

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to:

Assistant Commissioner for Patents
 Washington, D.C. 20231

Signed: Ron Anton

RECEIVED
 JUL 11 2000
 TECH CENTER 2700

SMALL ENTITY

OTHER THAN
 SMALL ENTITY

RATE	ADDIT. FEE
x \$9.00 =	
x \$39.00 =	
+ \$130.00 =	
TOTAL ADDIT. FEE	

RATE	ADDIT. FEE
0x \$18.00 =	\$0.00
0x \$78.00 =	\$0.00
+ \$260.00 =	
OR	
TOTAL	\$0.00

* If the entry in Col. 1 is less than the entry in Col. 2, write "0" in Col. 3.
 ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, write "20" in this space.
 *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, then write "3" in this space. The "Highest Number Previously Paid For" (Total or Independent) is the highest number found from the equivalent box in Col. 1 of a prior amendment or the number of claims originally filed.


[X] No fee is due.

Please charge Deposit Account No. 20-1430 as follows:

[] Claims fee \$ \$0.00
 [X] Any additional fees associated with this paper or during the pendency of this application.

2 extra copies of this sheet are enclosed.

TOWNSEND and TOWNSEND and CREW LLP


 Stephen Y. Pang, Reg. No.: 38,575
 Attorneys for Applicant

"Express Mail" Label No. EL380684358US


Date of Deposit 7-05-00

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Address" service under 37 CFR 1.10 on the date indicated above and is addressed to:

Assistant Commissioner for Patents
Washington, D.C. 20231

By: Ron Anton

PATENT
Attorney Docket No.: 12172-004530US



#1610
TECH CENTER 2000
RECEIVED
JUL 14 2000
2/14/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Howard G. Sachs

Application No.: 09/057,861

Filed: April 9, 1998

For: INSTRUCTION CACHE
ASSOCIATIVE CROSSBAR SWITCH

Examiner: V. Vu

Art Unit: 2758

**SUPPLEMENTAL AMENDMENT AND
REQUEST FOR INTERFERENCE
WITH U.S. PATENT NO. 5,922,065
UNDER 37 C.F.R. §1.607**

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Please enter the following Amendments and remarks.

IN THE CLAIMS:

Please add new claims 131-146, and delete claims 9-130, without prejudice for renewal in a continuation application.

--131. (New) A processor comprising:
a register file having a plurality of registers;
an instruction set including instructions which address the registers, each instruction being one of a plurality of instruction types;
a plurality of execution units, each execution unit being one of a plurality of types, wherein each instruction type is executed on one or more execution unit types;
and further wherein the instructions are encoded in bundles, each bundle including a plurality of instructions and a template field grouped together in a N-bit field, the instructions being located in instruction slots of the N-bit field, the template field specifying a mapping of the instruction slots to the execution unit types.